Advanced HDL Synthesis and SOC Prototyping made it to the Best Prototyping Books of All Time

Advanced HDL Synthesis and SOC Prototyping made it to the Best Prototyping Books of All Time

I'm happy to announce that my book, "Advanced HDL Synthesis and SOC Prototyping: RTL Design using Verilog", made it to BookAuthority's Best Prototyping Books of All Time:
https://bookauthority.org/books/best-prototyping-books?t=14mfkm&s=award&book=981108775X
BookAuthority collects and ranks the best books in the world, and it is a great honor to get this kind of recognition. Thank you for all your support!
The book is available for purchase on Amazon.

Logic Synthesis and SOC Prototyping made it to the Best New Prototyping Books

Logic Synthesis and SOC Prototyping made it to the Best New Prototyping Books

I'm happy to announce that my book, "Logic Synthesis and SOC Prototyping: RTL Design using VHDL", made it to BookAuthority's Best New Prototyping Books:
https://bookauthority.org/books/new-prototyping-books?t=d8wh7l&s=award&book=9811513139
BookAuthority collects and ranks the best books in the world, and it is a great honor to get this kind of recognition. Thank you for all your support!
The book is available for purchase on Amazon.

Advanced HDL Synthesis and SOC Prototyping made it to the Best FPGA Books of All Time

I'm happy to announce that my book, "Advanced HDL Synthesis and SOC Prototyping: RTL Design using Verilog", made it to BookAuthority's Best FPGA Books of All Time:
https://bookauthority.org/books/best-fpga-books?t=jpv1ju&s=award&book=981108775X
BookAuthority collects and ranks the best books in the world, and it is a great honor to get this kind of recognition. Thank you for all your support!
The book is available for purchase on Amazon.

Logic Synthesis and SOC Prototyping made it to the Best New FPGA Books

I'm happy to announce that my book, "Logic Synthesis and SOC Prototyping: RTL Design using VHDL", made it to BookAuthority's Best New FPGA Books:
https://bookauthority.org/books/new-fpga-books?t=vg0ccr&s=award&book=9811513139
BookAuthority collects and ranks the best books in the world, and it is a great honor to get this kind of recognition. Thank you for all your support!
The book is available for purchase on Amazon.

Small training facility @ Pune for special 8 SOC Design batch

Small training facility for the intelligent engineers those who wish to join for SOC Design full time course. The full time course will commence on 22 July 2019. The open book test schedule and selection criteria is @

https://www.onerupeest.com/soc-design-using-xilinx-fpgas/

Registration for open book test : 2 May to 30 June 2019

" Let us support the innovation in semiconductor with Intelligence"

Join the paid modular courses and on-line tests @ OneRupeeST

Hiring for one of the client!

For one of the client hiring ASIC Verification resources!

Semiconductor Training @ Rs.1 supports the engineers to get the job opportunities across globe. For one of the client there is requirement of ASIC Verification Engineers Following are the details:

Location : Bangalore

Technical Skills:

1.    Good understanding of  Computer Architecture/ CPU/processor  knowledge/background is MUST
2.    Strong Programming & Debugging skills in Assembly ( Any assembly ) or C
3.    Good  SystemVerilog experience ( UVM experience would be a plus )
4.    Scripting and Debugging Skills.
5.    At least 2+ years of work experience.

Desirable Skills:

1.  Understanding of Verilog based digital design and coding.
2.  Good hands on experience by using SystemVerilog
3.  Knowledge of Industry standard verification tools for simulation and debug

Interested candidates can send profile at onerupeest@gmail.com

Physical Design Engineers: Minimum 3 years of relevant Experience in the area of SOC Physical Design!

Semiconductor Training @ Rs.1 supports the engineers to get the job opportunities across globe. For one of the client there is requirement of Physical Design Engineers. Following are the details:

Location : Bangalore

Technical Skills:
a.    At least 3 years of relevant SoC Physical Design implementation experience with contribution in multiple tape out
b.    Experience in top and(or) block) level floor planning, Place and Route, CTS, logical and physical optimization, timing closure, power and signal integrity, design physical verification (LVS and DRC), functional verification etc.
c.    Experience in working with Cadence SoC Encounter (EDI) and caliber.
d.    Working knowledge of scripting languages like Perl, Tcl, shell scripting

Desirable Skills:
e.    Understanding of verilog based digital design and coding.
f.    Knowledge of Industry standard verification tools for simulation and debug
g.    Fundamental understanding of Design For Manufacturability (DFM) Familiarity with spice simulation tools e.g. HSpice/HSIM
h.    Understanding and working experience in static and dynamic IR-drop analysis

Interested candidates can send profile at onerupeest@gmail.com

Registration for the free of cost courses in the perspective of VLSI Design

            Thank you for the great support and interest in the free of cost courses in the perspective of VLSI design. More than 159 engineers availed for the free of cost course during past month. I have received almost 533 invitations in the past one month, for the free of cost courses in the area of Digital and Advanced Digital Design. Following are key important  dates for the Digital and Advanced Digital Design courses. The courses are free of cost and in the perspective of VLSI design. 

            -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

      Digital Logic Design in VLSI perspective: The course covers the practical oriented digital design concepts. Following are key highlights.

a.       Digital Logic Design using Combinational Elements

b.      Digital Logic Design using Sequential Elements

c.       Design constraints and optimization

d.      Finite State machines

e.      Timing analysis

f.        Design improvement techniques

Course commencing on:                             18 January 2016 

Course concludes on :                                   5 February 2016

Registration commencing from :                 4 January 2016

Cost : Free of cost on-line course

--------------------------------------------------------------------------------------------------------------------------

2.       Advanced Digital Design in VLSI perspective: The course covers the advanced digital design concepts and useful to the engineers working in the VLSI , embedded design areas. Following are key highlights

a.       Design specifications, analysis and logic development

b.      Architecture and Micro-architecture from the design specifications

c.       Target technology FPGA, ASIC

d.      Logic Design and constraints

e.      Design Case Study and implementations

Course commencing on:                                 19 February 2016 

Course concludes on :                                     4 March 2016

Registration commencing from :                  25 January 2016

Cost: Free of cost on-line course

--------------------------------------------------------------------------------------------------------------------------

Register for the free of cost courses by filling the registration form. The confirmation of registration will be send to you at your registered email address. Type the following code in the message to register for the course: 

Digital Logic Design in VLSI Perspective : (Code: DLD_Jan_2016)

Advanced Digital Logic Design in VLSI Perspective : (Code: ADLD_Feb_2016)

All the best

--------------------------------------------------------------------------------------------------------------------------

Reality of paid courses in VLSI Design

Please go through the following link to understand the reality of paid high end professional courses!

https://www.slideshare.net/secret/oCfoo8btygB6gv

My initiative to support intelligent engineers without charging money. The initiative at Semiconductor Training @ Rs.1 is to support the innovation in VLSI SOC designs and to support the entrepreneurship in VLSI training and Design. 

So let us impart free of cost training in VLSI design. This will create good amount of awareness about new technological developments.